

1 6. The system of claim 1, wherein the tag array includes first and second tag ports to
2 process the first and second accesses.

1 7. The system of claim 6, wherein the data array includes a first data port to process a first
2 access that hits in the tag array, the first tag and data arrays forming a standard port.

1 8. The system of claim 7, wherein the decoder drives a first index to the first tag port and
2 drives a modified version of the first index to the second tag port.

1 9. A method comprising:

2 detecting a target address;

3 generating first and second look-ups to a cache responsive to the target address;

4 and

5 retrieving a data block from a second cache responsive to hit/miss signals

6 generated by the first and second look-ups.

1 10. The method of claim 9, wherein generating comprises:

2 determining a first index from a first portion of the target address;

3 determining a second index from the first index; and

4 generating the first and second look-ups to entries indicated by the first and
5 second indices, respectively.

1 11. The method of claim 9, wherein retrieving comprises retrieving a data block from the
2 second cache responsive to the first look-up missing in the first cache.

1 12. The method of claim 11, wherein retrieving a data block comprises:

2 retrieving a data block having a first size responsive to the second look-up hitting
3 in the first cache; and

4 retrieving a data block having a second size responsive to the second look-up
5 missing in the first cache.

1 13. The method of claim 9, wherein generating first and second look-ups comprises:

2 generating a standard look-up to a first set determined from a portion of the target
3 address; and

4 generating a pseudo-look-up to second set adjacent to the first set.

1 14. A device comprising:

2 a first cache including a plurality of entries, each entry to store an instruction
3 block having a first size;

4 a decoder to generate multiple look-ups to the first cache responsive to a target
5 address;

6 a second cache including a plurality of entries, each entry to store an instruction
7 block having a second size that is greater than the first size; and

8 a request manager to transfer to the first cache an instruction block from the
9 second cache having one of a plurality of sizes, responsive to results of the primary and
10 secondary look-ups.

15. The device of claim 14, wherein the multiple look-ups are primary and secondary look-
ups and the request manager transfers an instruction block having the second size responsive to
the primary and secondary look-ups missing in the first cache.

16. The device of claim 14, wherein the multiple look-ups are primary and secondary look-
ups and the decoder generates first and second set indices for the primary and secondary look-
ups, respectively, responsive to set bits of the target address.

17. The device of claim 15, wherein the first set index is derived from the set bits and the
second set index is derived from the first set index.

18. The device of claim 14, wherein all of the multiple look-ups are processed if the target
address meets a first criterion.

1 19. The device of claim 18, wherein the first criterion is that the target address maps to a
2 boundary of the instruction block of the second cache.

1 20. The device of claim 18, wherein only a first of the multiple look-ups is processed if the
2 target address does not meet the first criterion.

1 21. The device of claim 14, wherein the multiple look-ups comprise primary and secondary
2 look-ups and the first cache includes a standard port to process the primary look-up and a
3 pseudo-port to process the secondary look-up.

1 22. The device of claim 21, wherein the standard port comprises a tag port and a data port
2 and the pseudo port comprises a tag port.

1 23. The device of claim 21, wherein the decoder drives a first index on the standard port and
2 a second index, derived from the first index, on the pseudo port.

1 24. A computer system comprising:
2 a thread control unit to schedule execution of instructions from multiple threads;
3 an execution module to execute the scheduled instructions; and

4 a memory hierarchy to supply the execution module with instructions for the
5 multiple threads, the memory hierarchy including:

6 a first cache to store instruction in multiple cache lines of a first size;

7 a second cache to store instructions in multiple cache lines of a second
8 size that is different from the first size;

9 a main memory; and

10 a cache controller to generate multiple look-ups to the first cache responsive to an
11 instruction address and to transfer a block of instructions to the first cache responsive to
12 hit/miss signals generated by the multiple look-ups.

1 25. The system of claim 24, wherein the cache controller transfers a block of instructions to
2 the first cache if a first of the multiple look-ups misses in the first cache, the block of instructions
3 having a size equal to a portion of the cache line size of the second cache responsive to a hit/miss
4 signal of another of the multiple look-ups.

1 26. The system of claim 25, further comprising a memory controller, wherein the memory
2 controller transfers instructions from the main memory responsive to a miss in the second cache
3 controller